Synopsys Formality Workshop 2013
来源:互联网 发布:多功能电子计算软件 编辑:程序博客网 时间:2024/06/11 04:27
四月底忙里偷闲去参加了为期两天的Formality的workshop。讲师还是那个讲师,不过相比于2010年底的听的那次Formalityworkshop2005,内容有很大的调整和更新,尤其是使用Formality的策略和debug的各种方法技巧,都总结的比较清晰、可操作。推荐有机会去的同学们再去听一下。
有个小道消息是,Synopsys也正在开发测试他们的自动ECO方案,与LEC的类似。回来之后提炼了一下笔记,很粗略,供大家和自己参考。被我们部门的总监看到了,笑称Formality是个屌丝才用的软件,不值得花力气在上面。我问为啥,说之前有个项目用LEC发现了Formality没有发现的不同。好吧,综合和Formalcheck用同一家的软件,确实有点自圆其说的意思。大家有没有遇到Formality发现不了的问题呢?
fm_mk_scriptmydesign.svf -o fm.tcl
fm_shell -ffm.tcl
Inputs:Registers/Primary Input Ports/Black Box Ouput Pins
Compare Points:Registers/Primary Output Ports/Black Box Input Pins
Can usesynopsys_auto_setup_filter to limit effect ofsynopsys_auto_setup
set synopsys_auto_setup_filter{hdlin_ignore_parallel_case} set_probe_points
verify-probe
The fewer the designtransforms the eaiser to debug
When bringing up adesign it always easiest to debug each stage in turn
You can do this providedyou write a netlist and SVF for each step report_svf_operation-status rejected -command reg_constant
report_setup_status
set_verification_priority(SVP) [get_designs {*crc*}] # inDC
setsimplified_verification_mode true
setverification_effort_level super_low
Up to 4 cores with asingle license
set_host_options-max_core
sethdlin_error_on_mismatch_message false
lappendhdlin_warn_on_mismatch_message FMR_ELAB-116
report_hdlin_mismatches
case pragmas
//synopsys full_case
//synopsys parallel_case
One can instructFormality to have same interpretation as DC
set hdlin_ignore_parallel_case false
set hdlin_ignore_full_case false
black box
undrivensignals
multiply drivennets
RTL nameinterpretation
guide_enviroment
clock gating
compile_ultr -gate_clock
set verification_clock_gate_hold_mode any(synopsys_auto_setup)
set verification_clock_gate_edge_analysis true(new)
registermerging
guide_reg_merging
verify r:/xxx1 r:/xxx2 (single pointverify)
set_constraint coupled $ref/a1_reg $ref/a2_reg(emergency work-around)
registerreplication
set compile_register_replication true (DCG,default false)
setcompile_register_replication_across_hierarchy true (DCG, defaultfalse)
guide_reg_duplication
set_user_match $ref/a1_reg$ref/a2_reg
verify i:/xxx1 i:/xxx2
set_register_replication -num_copies 2A_reg
register_replication_naming_style (default%s_rep%d)
phaseinversion
guide_inv_push
verify -invertedr:/xxx i:/xxx
set_inv_push/set_user_match-inverted
adaptiveretiming
compile_ultra -retime
pipelineretiming
constant registerremoval
guide_reg_constant
verify r:/WORK/top/potentially_constant_reg-constant0
set_constant $ref/a_reg 0
unread registerremoval
Matched unread compare points are not verifiedby default
set verification_verify_unread_compare_pointstrue
verify
report_matched_points -status unread
report_unmatched_points -statusunread
Datapath
Tree transforms
Share transforms
Sum of products
Ungrouping
guide_ungroup
Uniquification
DC performs different optimizations sincedifferent contexts
Boundaryoptimization
Others
DC use built-in DW, butFormality use that HDL_DWROOTindicates
write_hierarchical_verification_script
Isolation
set_cutpoint -type pin $ref/inst/P
set_cutpoint -type pin $impl/inst/P
probe points/cut-points
probe: don't have to go back tosetup
cut: canonly be applied during setup
fm_eco_to_svf (UNIXcommand)
analyze RTL files and produce supplementary SVFguidance
generate_eco_map_file(FM command)
guide_eco_map
有个小道消息是,Synopsys也正在开发测试他们的自动ECO方案,与LEC的类似。回来之后提炼了一下笔记,很粗略,供大家和自己参考。被我们部门的总监看到了,笑称Formality是个屌丝才用的软件,不值得花力气在上面。我问为啥,说之前有个项目用LEC发现了Formality没有发现的不同。好吧,综合和Formalcheck用同一家的软件,确实有点自圆其说的意思。大家有没有遇到Formality发现不了的问题呢?
-Possible results: succeeded/failed/inconclusive/not run
-Two types of failure: Flase Negative/True Negative
-Complete Formality scripts can be generated automaticallyfrom SVF
-Synplify can generate SVF
-Logic Cone
-set synopsys_auto_setup true
-SVF is verified and applied since the phaseMatch
-Automatically determines multiple SVF file processing order(timestamp)
-Saved containers are portable across Formality releases
-Probe points allow one to compare nets in failing logic cones(self-defined compare points)
-Multiple StageVerification
-The guidance summary is the best place to start debug
-Hard(inconclusive) Verification
-Get to failing points fast
-Multicore support
-RTL Hardware vs. Simulation mismatch
-Examples of mismatch
-Sequential optimizations
-Structural Transforms
-DesignWare
-Hierarchical Verification
-ECO Verification
0 0
- Synopsys Formality Workshop 2013
- synopsys
- Formality笔记
- Formality Error/Debug
- formality的一点经验总结
- synopsys DC
- 推荐2013年GIS相关workshop
- Handy Notes for 2013 Beijing Perl Workshop
- Formality形式化验证脚本范本
- Matheon Workshop 2013: Compressed Sensing and its Applications
- Zsh Workshop
- EDA Tools of Synopsys
- Synopsys工具介绍
- Synopsys系列软件查询
- synopsys 工具简介
- synopsys CCT Flow
- Synopsys工具介绍
- Synopsys已经收购synfora
- SVN主干分支代码合并
- PIN/PAD Design in SoC - 5 (完)
- ubuntu 12.04 in VMware-player-3.1.4-385536
- 《晚清七十年》
- 《直觉》《管理未来》
- Synopsys Formality Workshop 2013
- 《欺骗的艺术》
- 从耳机接口的OMTP和CTIA标准说起
- 《安德的游戏》和《死者的代言人》
- 《East Turkestan Independence Movement》《How Did The Sun Rise Over Yanan》《贪婪的大脑》《空谷幽兰》
- 君子善器之Console Calculator
- 《人类简史:从动物到上帝》《中西…
- MySql的DQL语句,查询
- 《火星救援》《关键.时刻-李.鹏.日…